

**DELAY METRIC FOR ON-CHIP RLCG COUPLED INTERCONNECTS FOR RAMP INPUT****¹V.Maheshwari, ¹Hemlata Yadav ²R. Kar, ²D. Mandal, ²A.K. Bhattacharjee**¹Department of ECE, Hindustan College of Science and Technology, Mathura, U.P., INDIAmaheshwari_vikas1982@yahoo.com

Department of ECE, National Institute of Technology, Durgapur-9, West Bengal, INDIA

Received 3-05-2012., online 10-05-2012

ABSTRACT

In this paper we have put forward an analytical model which can accurately compute the on chip interconnect delay using distributed RLCG segments. With the increasing level of on chip integration the interconnect delay has acquired prominence for performance driven layout synthesis. Also in higher frequency range of the order of GHz, the effect of shunt conductance and inductance cannot be ignored. Our proposed analytical model is based on II and III central moment of the interconnect transfer function. We have taken the ramp as input signal as for RLCG interconnection Elmore Delay can deviate up to 100% or more than the spice computed delay since it is independent of rise time. Experimental results show that the estimated delay using our first few central moments based model performed for 0.18 μ m technology 5% of SPICE-computed delay across a wide range of interconnect parameter values.

Keywords: Delay Calculation; RLCG Interconnect; Central Moments; Ramp Input, Even and Odd Mode**I. INTRODUCTION**

Transmission line modelling of on chip interconnects has received a great and increasing interest over the last couple of decades and is still a challenging problem. It is critical to model the transmission path when designing a high-performance, high-speed serial interconnection system. Simple but effective analytical delay models of interconnects are useful for IC designers, to avoid the timing issue problem and to optimize the design, such as minimizing delay [1-2] as the interconnect delay are playing more dominant role than the gate delay. Hence, it is necessary to derive accurate and effective delay estimation models for interconnects at higher frequency. Elmore delay model [1], which is simple in form and easy to be used, has been widely adopted to estimate the interconnect delays in local and global interconnects. But Elmore delay cannot be used for ramp input as it is independent of the rise time and it takes only the resistance and capacitance effects into the account. The on-chip interconnect may be modelled either as lumped, distributed or as the full wave models depending on the frequency of operation and rise time of the input signal. At relatively lower frequency, interconnect may be modelled as distributed RC segments [3-6]. In order to capture the high frequency effect such as, undershoot, overshoot and ringing, the interconnect is modelled as a distributed RLC network [7-10] and the accuracy in performance estimation of the interconnect eventually got improved. Resistance (due to the skin effect) and conductance (due to dielectric absorption) are in fact dependent on the frequency. Both effects result in increased attenuation at higher frequencies thus the effect of G at higher frequency cannot be ignored in many practical situations especially in the very high frequency domain used in the

present VLSI design [11]. It is necessary to use a model, which includes the effect of inductance and conductance. There are several approaches proposed to estimate the on-chip interconnect performance characteristic; where the interconnect is modelled as distributed RLCG segment [12-14]. In [15], the interconnect line is modelled as distributed RLCG elements and the frequency response is calculated and it is shown that RLCG consideration is suitable up to 110 GHz frequency of operation. Hu *et al.* [16] have proposed an interconnect RLCG state space model in time domain with computation complexity of O(N), where N is the total system order. An analytical delay model for distributed on-chip RLCG interconnects has been proposed in [12] taking step function as input. Another delay model proposed in [13] calculates the delay of distributed RLCG interconnects by taking into consideration the coupling effect by using difference model approach. In [14] also, the delay is calculated for on-chip global RLCG interconnect using step input, but to the best of our knowledge there is no such analytical explicit delay estimation models proposed which is based on the first few central moments for ramp input for distributed RLCG segments.

We have made the following contributions in this paper:

We have proposed an analytical model for the delay estimation of the on-chip interconnect for different high frequency mode of operations considering the conductance (G) effect.

The rest of the paper is organized as follows: Section II discusses the basic theory, transmission line model, central moments of transfer function; Section III describes the proposed model for delay estimation for even and odd mode.

Section IV shows the simulation results. Finally Section V concludes the paper.

II. BASIC THEORY

For a simple input source terminated transmission line, we can write the transfer function as,

$$H(s) = \frac{V_o(s)}{V_i(s)} = \frac{1}{sCt(R_s \cosh(\gamma d) + Z_o \sinh(\gamma d)) + (R_s / Z_o) \sinh(\gamma d) + \cosh(\gamma d)} \quad (1)$$

where $\gamma = \sqrt{(R+sL)(G+sC)}$ is the propagation constant and $Z_o = \sqrt{(R+sL)/(G+sC)}$ is the characteristic impedance of the line. R, L, C and G are the per-unit-length resistance, inductance, and capacitance and conductance of the transmission line, respectively. d is the length of the line. The series resistance is given by, $R_s = R_{dr} + R_{ter}$; where R_{dr} is the driver resistance and R_{ter} the additional termination resistance. We assume that at the given frequency of interest, the dielectric loss and conductance values are negligibly small. The driver resistance is assumed to be linear. Now the RLCG interconnect can be considered as either lossless or lossy.




Figure1: Two-Port Model of a Distributed RLCG Line.

II.1 Lossy Interconnect

For a lossy transmission line shown in Figure 1, the central moments are given by following equations:

$$\left. \begin{aligned} \mu_2 &= \frac{\alpha_1 + \beta_1 + \chi_1 + \varepsilon_1}{\phi_1} \\ \mu_3 &= \frac{\alpha_2 + \beta_2 + \chi_2 + \varepsilon_2 + \kappa_2}{\phi_2} \end{aligned} \right\} \quad (2)$$

where $\alpha_1 = R_s^3(-17C^2G - 9RC^2G - C^3G)$

$$\beta_1 = R_s^2 \left(-\frac{58}{3}RC^2G - 3C^2 - 2RC^2 \right)$$

$$\chi_2 = R_s \left(-\frac{4}{3}RC^2 - \frac{25}{3}CLG \right)$$

$$\varepsilon_1 = -(LC + 3RLGC)$$

$$\phi_1 = \left(1 + \frac{9}{2}RG + 9R_sG \right)$$

$$\alpha_2 = R_s^4(182C^3G + 66RC^3G)$$

$$\beta_2 = R_s^3(214C^3RG + 14C^3 + C^2RG + 6RC^3)$$

$$\chi_2 = R_s^2(14RC^3 - 25C^2GL + 21RC^2LG)$$

$$\varepsilon_2 = R_s \left(-3LC^2 - 37RC^2LG + \frac{3}{2}RLC^2 \right)$$

$$\kappa_2 = \left(-\frac{5}{2}RLC^2 - 3L^2GC \right)$$

$$\phi_2 = \left(1 + \frac{17}{2}RG + 17R_sG \right)$$

R, L, C and G are the per-unit-length resistance, inductance, and capacitance and conductance of the transmission line, respectively.

II.2 Lossless Interconnect

For an unloaded lossless transmission line driven by a step input, it is well known that the optimal termination resistance is $R_s = Z_0$. With this termination, the ideal signal is the input step delayed by the time-of flight along the line, and is given by, $T_f = \sqrt{LC}d$. The following discussion shows that this ideal response is indeed obtained when the central moments of the impulse response are minimized. For the lossless line in Figure 2, the transfer function is given by [17-18],

$$H(s) = \frac{1}{(R_s / Z_0) \sinh(\gamma d) + \cosh(\gamma d)} \quad (3)$$

where γ and Z_0 are the propagation constant and the characteristic impedance, respectively and are defined as, $\gamma = s\sqrt{LC}$ and $Z_0 = \sqrt{L/C}$. For this transfer function, the second and third central moments of the impulse response are symbolically given as:

$$\left. \begin{aligned} \mu_2 &= -CLd^2 - 3R_s^2C^2d^2 \\ \mu_3 &= -3R_sC^2Ld^3 + 14R_s^3C^3d^3 \end{aligned} \right\} \quad (4)$$

The above equations can be obtained by putting $R=0$ and $G=0$ in (2).




Figure 2: Lossless Transmission Line.

Solving for $\mu_2 = 0$ from (4) yields $i\sqrt{L/3C}$ and $-i\sqrt{L/3C}$ as roots. Again solving $\mu_3 = 0$ from (4) yields $0, \sqrt{3L/14C}$ and $-\sqrt{3L/14C}$ as roots.

The positive root provides the solution $R_s = Z_0$, approximately. Then, the transfer function given as,

$$H(s) = \frac{1}{\sinh(\gamma d) + \cosh(\gamma d)} = e^{-sT_f} \quad (5)$$

where $T_f = \sqrt{LC}d$ is the time of flight. Then it is easy to show that this transfer function provides the desired ideal waveform at the output of the transmission line.

$$v_o(t) = v_i(t - T_f) \tag{6}$$

From (6), it can be inferred that the ideal impulse response for a lossless transmission line is symmetric and localized (zero dispersion) about its mean, $\mu = \sqrt{LC}d$. Conversely, forcing the impulse response to be symmetric and localized about the mean ensures critical damping.

So from (6) we can write the following equation:

$$V_o(s) = V_i(s)e^{-sT_f} \tag{7}$$

In case of ramp input,

$$V_i(s) = \frac{V_{DD}}{s^2} \tag{8}$$

Substituting (8) in (7) we get,

$$V_o(s) = \frac{V_{DD}}{s^2} e^{-sT_f} \tag{9}$$

Taking inverse Laplace transform of (9),

$$V_o(t) = V_{DD}(t - T_f)u(t - T_f) \tag{10}$$

In order to calculate the time delay we take $V_o(s) = 0.5V_{DD}$ at time $t = T_D$ and hence, substituting in (10), we have,

$$0.5V_{DD} = V_{DD}(T_D - T_f)u(t - T_f) \tag{11}$$

So, for $t \geq T_f$ the T_D is given as,

$$T_D = T_f + 0.5 \tag{12}$$

The above equation (12) is the proposed closed form expression for delay for lossless transmission line RLCG interconnects system.

III. PROPOSED DELAY MODEL

III.1 Calculation of Delay for Even Mode

In order to calculate the exact time delay in two parallel RLCG line, we consider the mutual inductance between two inductors as M . Figure 3 shows two highly coupled transmission line system.




Figure 3: Highly Coupled Transmission Line

From (1) and for a simple input source terminated transmission line, we can write the transfer function as,

$$H(s) = \frac{V_o(s)}{V_i(s)} = \frac{1}{sC_L(R_s \cosh(\gamma_e d) + Z_{oe} \sinh(\gamma_e d)) + (R_s / Z_{oe}) \sinh(\gamma_e d) + \cosh(\gamma_e d)} \tag{13}$$

where $\gamma_e = \sqrt{(R+s(L+M))(G+sC)}$ is the propagation constant and $Z_{oe} = \sqrt{(R+s(L+M))/(G+sC)}$ is the characteristic impedance for even mode of the line. R, L, M, C and G are the per-unit-length resistance, inductance, mutual inductance, capacitance and conductance parameters of the transmission line, respectively; d is the length of the line. The series resistance is given by $R_s = R_{dr} + R_{ter}$; where R_{dr} is the driver resistance and R_{ter} the termination resistance. We assume that the dielectric loss and hence the conductance, G to be negligibly small. The driver resistance is assumed to be linear. For an unloaded lossless transmission line driven by a step input, it is well known that the optimal termination resistance is $R_s = Z_{oe}$. With this termination, the ideal signal is the input step delayed by the time-of flight along the line, is given by $T_{fe} = \sqrt{(L+M)Cd}$.

The following discussion shows that this ideal response is indeed obtained when the central moments of the impulse response are minimized. For the lossless line as shown in Figure 2, the transfer function is given by,

$$H(s) = \frac{1}{(R_s / Z_{oe}) \sinh(\gamma_e d) + \cosh(\gamma_e d)} \tag{14}$$

where $\gamma_e = s\sqrt{(L+M)C}$ and $Z_{oe} = \sqrt{(L+M)/C}$. For this transfer function, the second and third central moments of the impulse response are symbolically given as:

$$\left. \begin{aligned} \mu_2 &= -C(L+M)d^2 - 3R_s^2 C^2 d^2 \\ \mu_3 &= -3R_s C^2 (L+M)d^3 + 14R_s^3 C^3 d^3 \end{aligned} \right\} \tag{15}$$

Solving for $\mu_2 = 0$ from equation (15) yields $i\sqrt{(L+M)/3C}$ and $-i\sqrt{(L+M)/3C}$ as roots. Again solving $\mu_3 = 0$ from equation (15) yields 0, $\sqrt{3(L+M)/14C}$ and $-\sqrt{3(L+M)/14C}$ as roots. The positive root provides the solution as $R_s = Z_{oe}$, approximately. Then, the transfer function is given as,

$$H(s) = \frac{1}{\sinh(\gamma_e d) + \cosh(\gamma_e d)} = e^{-sT_{fe}} \tag{16}$$

where, $T_{fe} = \sqrt{(L+M)Cd}$ is the time of flight. It can be shown that this transfer function provides the desired ideal waveform at the output of the transmission line.

$$v_o(t) = v_i(t - T_{fe}) \tag{17}$$

From (17), it can be inferred that the ideal impulse response for a lossless transmission line is symmetric and localized (zero dispersion) about its mean, $\mu = \sqrt{(L+M)Cd}$. Conversely, forcing the impulse response to be symmetric and localized about the mean ensures critical damping.

So from (17), we can write the following equation:

$$V_o(s) = V_i(s)e^{-sT_{fe}} \tag{18}$$

In case of ramp input,

$$V_i(s) = \frac{V_{DD}}{s^2} \quad (19)$$

Substituting (19) in (18) we get,

$$V_o(s) = \frac{V_{DD}}{s^2} e^{-sT_{fe}} \quad (20)$$

Taking inverse Laplace transform of (20) yields,

$$V_o(t) = V_{DD}(t - T_{fe})u(t - T_{fe}) \quad (21)$$

For the calculation of the time delay, we take $V_o(s) = 0.5V_{DD}$ at time $t = T_D$ and hence substituting in (21), we have

$$0.5V_{DD} = V_{DD}(T_D - T_{fe})u(t - T_{fe}) \quad (22)$$

So for $t \geq T_{fe}$, T_D is given as

$$T_D = T_{fe} + 0.5 \quad (23)$$

The above equation (23) is the proposed closed form expression for delay for lossless transmission line RLCG tree circuit in even mode and with mutual inductance.

III 2 Calculation of the Delay in Odd Mode

Again from (1) for a simple input source terminated transmission line, we can write the transfer function as,

$$H(s) = \frac{V_o(s)}{V_i(s)} = \frac{1}{sC_L(R_s \cosh(\gamma_o d) + Z_{oo} \sinh(\gamma_o d)) + (R_s / Z_{oo}) \sinh(\gamma_o d) + \cosh(\gamma_o d)} \quad (24)$$

where, $\gamma_o = \sqrt{(R+s(L-M))(G+sC)}$ is the propagation constant and $Z_{oo} = \sqrt{(R+s(L-M))/(G+sC)}$ is the characteristic impedance for odd mode of the line, respectively R, L, M, C and G are the per-unit-length resistance, inductance, mutual inductance, capacitance and conductance parameters of the transmission line, respectively, d is the length of the line, and the series resistance is given by $R_s = R_{dr} + R_{ter}$; where R_{dr} is the driver resistance and R_{ter} the termination resistance. We assume the dielectric loss and hence the shunt conductance, G to be negligibly small. The driver resistance is assumed to be linear. For an unloaded lossless transmission line driven by a ramp input, it is well known that the optimal termination resistance is $R_s = Z_{oo}$. With this termination, the ideal signal is the input ramp delayed by the time-of flight along the line, is given by, $T_{fo} = \sqrt{(L-M)Cd}$. The following discussion shows that this ideal response is indeed obtained when the central moments of the impulse response are minimized. For the lossless line as shown in Figure 2, the transfer function is given by,

$$H(s) = \frac{1}{(R_s / Z_{oo}) \sinh(\gamma_o d) + \cosh(\gamma_o d)} \quad (25)$$

where $\gamma_o = s\sqrt{(L-M)C}$ is the propagation constant and $Z_{oo} = \sqrt{(L-M)/C}$ is the characteristic impedance for this transfer function, the second and third central moments of the impulse response are symbolically given as:

$$\left. \begin{aligned} \mu_2 &= -(L-M)d^2 - 3R_s^2 C^2 d^2 \\ \mu_3 &= -3R_s C^2 (L-M)d^3 + 14R_s^3 C^3 d^3 \end{aligned} \right\} \quad (26)$$

Solving for $\mu_2 = 0$ from (26) yields $i\sqrt{(L-M)/3C}$ and $-i\sqrt{(L-M)/3C}$ as roots. Again solving $\mu_3 = 0$ from equation (26) yields 0, $\sqrt{3(L-M)/14C}$ and $-\sqrt{3(L-M)/14C}$ as roots. The positive root provides the solution $R_s = Z_{oo}$. Then, the transfer function may be expressed as,

$$H(s) = \frac{1}{\sinh(\gamma_o d) + \cosh(\gamma_o d)} = e^{-sT_{fo}} \quad (27)$$

where $T_{fo} = \sqrt{(L-M)Cd}$ is the time-of-flight. Then it can be shown that this transfer function provides the desired ideal waveform at the output of the transmission line and is given as $v_o(t) = v_i(t - T_{fo})$. From above, it can be inferred that the ideal impulse response for a lossless transmission line is symmetric and localized (zero dispersion) about its mean, $\mu = \sqrt{(L-M)Cd}$ conversely, forcing the impulse response to be symmetric and localized about the mean ensures critical damping.

So from (27), we can write the following equation:

$$V_o(s) = V_i(s)e^{-sT_{fo}} \quad (28)$$

In case of ramp input,

$$V_i(s) = \frac{V_{DD}}{s^2} \quad (29)$$

Substituting (29) in (28) we get,

$$V_o(s) = \frac{V_{DD}}{s^2} e^{-sT_{fo}} \quad (30)$$

Taking inverse Laplace transform of (30)

$$V_o(t) = V_{DD}(t - T_{fo})u(t - T_{fo}) \quad (31)$$

In order to calculate the time delay we take $V_o(s) = 0.5V_{DD}$ at time $t = T_D$ and hence substituting in (31), we have,

$$0.5V_{DD} = V_{DD}(T_D - T_{fo})u(t - T_{fo}) \quad (32)$$

So for $t \geq T_{fo}$ the T_D is given as,

$$T_D = T_{fo} + 0.5 \quad (33)$$

The above equation (33) is the proposed closed form expression for delay for lossless transmission line RLCG tree circuit in Odd mode and with mutual inductance.

IV. EXPERIMENTAL RESULTS

The proposed model has been tested by comparing its results with the SPICE results. The configuration of circuit for simulation is shown in Figure 3. The high-speed interconnect system consists of two coupled interconnect lines and ground and the length of the lines is $d = 10$ mm. The sample dimensions of the cross sections of a minimum sized wire in a $0.18\mu\text{m}$ technology are given in Figure 4.




Figure 4: Sample Dimensions of Cross-sections of minimum sized wire in a 0.18µm technology

The extracted values [19] for the parameters R, L, C, and G are given in Table I.

| Parameter(s) | Value/m |
|----------------------|----------|
| Resistance(R) | 120 kΩ/m |
| Inductance(L) | 270 nH/m |
| Conductance(G) | 15 pS/m |
| Capacitance(C) | 240 pF/m |
| Mutual Inductance(M) | 54 nH/m |

In the case of very high frequencies as in GHz scale, the inductive effect starts to play a crucial role and it should be included for complete delay analysis. The configuration of circuit for simulation is shown in Figure 5.




Figure 5: An RLCG Tree Example

For each RLCG network source we put a driver, where the driver is a ramp voltage source followed by a resistor. The results are based on (23) and (33) for 0.18 µm process. The left end of the first line of Figure 5 is excited by a 1V ramp form voltage with rise/fall times 0.5 ns and a pulse width of 1ns. In table II, the 50% delay for even mode and the Elmore delay is compared for various values of the driver resistance R_s and the load capacitance C_L when the length of the RLCG interconnect is kept constant. In the similar way, in Table III the 50 % delay for odd mode and the Elmore delay are compared. In Table IV and table V, comparative results of our proposed delay model with the SPICE delay are given in the similar way as we did for the comparison of our proposed model and Elmore delay model discussed above as in Table II and Table III.

| Ex | R_s (Ω) | C_L (fF) | L(µm) | T_{ED} (ps) | Proposed Delay Model (ps) |
|----|-----------|------------|-------|---------------|---------------------------|
| 1 | 1 | 10 | 100 | 0.1251 | 0.1232 |
| 2 | 2 | 25 | 100 | 0.1567 | 0.1436 |
| 3 | 5 | 50 | 100 | 0.4589 | 0.4689 |
| 4 | 10 | 750 | 100 | 0.9310 | 0.9453 |
| 5 | 50 | 1000 | 100 | 0.7920 | 0.7875 |
| 6 | 100 | 1500 | 100 | 0.9895 | 1.0872 |

| Ex. | R_s (Ω) | C_L (fF) | L(µm) | T_{ED} (ps) | Proposed Delay Model (ps) |
|-----|-----------|------------|-------|---------------|---------------------------|
| 1 | 1 | 10 | 100 | 0.1125 | 0.1237 |
| 2 | 2 | 25 | 100 | 0.2345 | 0.2546 |
| 3 | 5 | 50 | 100 | 0.4745 | 0.4989 |
| 4 | 10 | 750 | 100 | 0.9823 | 0.9992 |
| 5 | 50 | 1000 | 100 | 1.1224 | 1.3974 |
| 6 | 100 | 1500 | 100 | 1.6732 | 1.7689 |

V. CONCLUSIONS

In this paper we have proposed an accurate delay analysis approach for distributed RLCG interconnect line under ramp input. The use of transmission line model in our study gives a very accurate estimate of the actual delay. We derived the transient response in time domain function of ramp input. We can see that when inductance is taken into consideration, the Elmore approach could lead to an error of average 10% compared to the actual 50% delay calculated using our approach.

| R_s (Ω) | C_L (fF) | L(µm) | SPICE (PS) | Proposed Model Delay (ps) | % Error |
|-----------|------------|-------|------------|---------------------------|---------|
| 1 | 10 | 100 | 0.1325 | 0.1389 | 4.83 |
| 2 | 25 | 100 | 0.1579 | 0.1596 | 1.07 |
| 5 | 50 | 100 | 0.4829 | 0.4798 | 0.64 |
| 10 | 750 | 100 | 0.9767 | 0.9876 | 1.11 |
| 50 | 1000 | 100 | 1.1428 | 1.3785 | 20.62 |
| 100 | 1500 | 100 | 1.5767 | 1.5852 | 0.53 |

| R_s (Ω) | C_L (fF) | L(µm) | SPICE (PS) | Proposed Model Delay (ps) | % Error |
|-----------|------------|-------|------------|---------------------------|---------|
| 1 | 10 | 100 | 0.1235 | 0.1367 | 10.68 |
| 2 | 25 | 100 | 0.2498 | 0.2597 | 3.96 |
| 5 | 50 | 100 | 0.5194 | 0.5289 | 1.82 |
| 10 | 750 | 100 | 0.9734 | 0.9723 | 0.11 |
| 50 | 1000 | 100 | 1.1492 | 1.3674 | 18.98 |
| 100 | 1500 | 100 | 1.5897 | 1.5769 | 0.80 |

References

- [1] W. C. Elmore, "The transient response of damped linear networks with particular regard to wide-band amplifiers," *Journal of Applied Physics*, **19**, 55–63 (1948).
- [2] A.B. Kahng, S. Muddu, "An analytical delay for RLC interconnects", *IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems*, **16**, 1507-1514 (1997).

- [3] C. Alpert, A. Devgan, C. Kashyap, "A two moment RC delay metric for performance optimization", ACM International Symposium on Physical Design, 69-74 (2000).
- [4] K. Banerjee, A. Mahrotra, "Analysis of on-chip inductance effects for distributed RLC interconnects", IEEE Transactions on computer aided design of integrated circuits and systems, **21**, 904-915 (2002).
- [5] V. Maheshwari, Anushree, R. Kar, D. Mandal, A.K. Bhattacharjee, "Noise Modelling for RC Interconnects in Deep Submicron VLSI Circuit for Unit Step Input", Journal of Electronic Devices, France, **11**, 632-636 (2011).
- [6] M. Datta, S. Sahoo, R. Kar, "An Explicit Model for Delay and Rise Time for Distributed RC On-Chip VLSI Interconnect", Proc. IEEE ICSIP, 368-371 (2010).
- [7] J.V.R. Ravindra, M.B. Srinivas, "Modelling and Analysis of Crosstalk for Distributed RLC Interconnects using Difference Model Approach", Proc. 20th annual conference on Integrated circuits and systems design, 207-211 (2007).
- [8] Xiaopeng Ji, Long Ge, Zhiqian Wang, "Analysis of on-chip distributed interconnects based on Pade expansion," Journal of Control Theory and Applications, **7**, 92-96 (2009).
- [9] M. Datta, S. Sahoo, R. Kar, "An Efficient Dynamic Power Estimation Method for On-Chip VLSI Interconnects", Proc. 2nd IEEE EAIT 2011, Kolkata, India, 379-382 (2011).
- [10] C. Datta, M. Datta, S. Sahoo, R. Kar, "A Closed Form Delay Estimation Technique for High Speed On-Chip RLC Interconnect Using Balanced Truncation Method", Proc. IEEE ICDeCom-11, Feb 24-25, BIT Mesra, India, 1-4 (2011),
- [11] Jun-De Jin, Shawn S.H.Hsu, Tzu-Jin Yeh, M.T.Yang, Sally Liu, "Fully analytical modelling of Cu interconnects up to 110GHz", Japanese journal of applied physics, **47**, 2473-2476 (2008).
- [12] R. Kar, V. Maheshwari, D. Sengupta, A. K. Mal, A K, Bhattacharjee, "Analytical Delay Model for Distributed On-Chip RLCG Interconnects", International Journal of Embedded systems and Computer Engineering, **2**, 17-21 (2010).
- [13] R. Kar, V. Maheshwari, Md. Maqbool, A. K. Mal, A K, Bhattacharjee, "An explicit coupling aware delay model for distributed on-chip RLCG interconnects using difference model approach", International Journal of Embedded Systems and Computer Engineering, **2**, 39- 44 (2010).
- [14] R. Kar, V. Maheshwari, A. Choudhary, A. Singh, "Modelling of on-chip global RLCG interconnect delay for step input", IEEE International Conference on Computer and Communications (ICCC-2010), Alahabad, India, 318-323 (2010).
- [15] Roni Khazaka, Juliusz Poltz, Michel Nakhala, Q.J. Zhang, "A Fast Method for the simulation of Lossy Interconnects with Frequency Dependent parameters", IEEE Multi-Chip Module Conference(MCMC '96), 95-98 (1996).
- [16] Hu Zhi Hua, Xu Jie, "State space models of RLCG interconnect with super high order in time domain and its research", Journal of Electronics and Information Technology, **31**, 1980-1984 (2009).
- [17] Mustafa Celik, Lawrence Pillegi, Altan Odabasioglu, "IC Interconnect Analysis," Kluwer Academic Press, 2002.
- [18] J. Cong, Z. Pan, L. He, C.K Koh and K.Y. Khoo, "Interconnect Design for Deep Submicron ICs," ICCAD, 478-485 (1997).
- [19] C. F. Bermond, S. Putot, "Extraction of (R, L, C, G) interconnect parameters in 2D transmission lines using fast and efficient numerical tools", International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), 87-89 (2000).