CALCULATION OF AVALANCHE RESPONSE TIME FOR DETERMINING THE HIGH FREQUENCY PERFORMANCE LIMITATIONS OF IMPATT DEVICES

Aritra Acharyya*, Suranjana Banerjee and J. P. Banerjee

1,1Institute of Radio Physics and Electronics, University of Calcutta, 92, APC Road, Kolkata 700009, India. 2Academy of Technology, West Bengal University of Technology, Adisaptagram, Hooghly 712121, West Bengal, India. *ari_besu@yahoo.co.in

Received 18/12/2011, accepted 07/01/2012, online 10/01/2012

ABSTRACT

The high frequency performance limitations of Si, GaAs and InP IMPATT devices based on avalanche response time is investigated in this paper. Drift-diffusion model is used to design SDR IMPATTs based on Si, GaAs and InP at different millimeter-wave and sub-millimeter-wave frequencies and corresponding avalanche response times and associated avalanche delay as well as transit times are calculated. Results show that the high frequency limits of GaAs and Si IMPATT devices are 147 GHz and 500 GHz respectively. It is observed that InP IMPATTs are highly suitable for operation at higher mm-wave and terahertz frequencies due to smaller value of avalanche response time of InP as compared to Si and GaAs.

Keywords: Avalanche Response Time, Transit Time, SDR IMPATTs, High Frequency Limitation.

I. INTRODUCTION

Impact Avalanche Transit Time (IMPATT) diodes have emerged as powerful solid state sources capable of delivering sufficient power at microwave, millimeter-wave and sub-millimeter-wave regions [1]. During the initial phases of development of IMPATT devices in late sixties and early seventies, germanium and silicon were mainly used as semiconducting materials for IMPATT fabrication. Due to very low power capability, Ge IMPATTs have now become obsolete. In the seventies the rapid development of silicon technology has made possible the practical realization of Si single drift and double drift IMPATTs which can provide RF power of the order of several watts at microwave and mm-wave bands. It may be noted that the DC to RF conversion efficiency and RF power output of Si IMPATTs fall sharply at higher mm-wave frequencies. GaAs also emerged as a highly suitable material for IMPATT action in the lower microwave frequency range (8-40 GHz). Significant improvement in the microwave performance of GaAs IMPATTs over Si IMPATTs has been achieved at lower microwave frequencies ranging between C and X-band up to 40 GHz. Chang et al reported that GaAs IMPATTs can deliver few milliwatts of power with low conversion efficiency at 130 GHz [2]. Experimental work on GaAs IMPATTs by Huang et al shows that both the power output and efficiency of GaAs IMPATTs are quite high in the lower frequency bands which fall sharply at mm-wave frequencies [3]. Another III-V semiconductor material InP IMPATTs are highly suitable for high power, high efficiency mm-wave and sub-mm-wave performance [4-5] Ion-implanted SDR IMPATTs based on InP has been reported by Berenz et al at X-band frequencies providing good microwave performance [6].

The high frequency performance of IMPATTs depends on material parameters (carrier ionization rates, drift velocities etc) of base semiconductor material [7]. The drift velocities of charge carriers (electrons and holes) in most semiconductors increase linearly with electric field at low-field range due to the acoustic phonon scattering. However, at higher fields (ζ > 10⁶ V/m) the dominant scattering is due to optical phonons arising from high thermal vibrations of the lattice as a result of which the drift velocity of charge carriers saturates. Thus the transit time (τp = xD/vp) required by the charge carriers to cross the depletion region of IMPATT device is proportional to the depletion layer width (xD), as the drift velocity (vp) is constant at higher field range. The avalanche response time of the charge carriers (electrons and holes) is related to the avalanche multiplication process and plays an important role in determining the high frequency performance of the device. One dimensional reverse biased flat profile p⁺n⁻⁺ single drift region (SDR) IMPATT structure shown in Figure 1 is considered in our analysis to determine the avalanche response time. If τan and τap be the avalanche response times initiated by electrons and holes respectively, then these are expressed as [8],

\[ \tau_{an} = \frac{1}{\left(\frac{1}{\theta} + \frac{1}{\alpha_0}\right)} \int_0^{\frac{1}{\alpha_0}} \frac{\theta}{\alpha_0} \left[1 - \exp\left(-\frac{\alpha}{\alpha_0}\right)\right] d\alpha \]

Figure 1: Schematic of a reverse biased flat SDR.
\[ \tau_{an} = \tau_{an0} \exp \left[ \int_0^x (\alpha - \beta) \, dx \right] \]  
(2)

When avalanche process is initiated by a mixture of electrons and holes then the corresponding response time \( \tau_a \) is given by [8],

\[ \tau_a = \tau_{an0} \left( 1 - k \right) + k \exp \left[ - \frac{x}{\alpha - \beta} \right] \]  
(3)

Where \( \alpha \) and \( \beta \) are the ionization rates of electrons and holes respectively and \( k = J_p / J_i \) and \( (1-k) = J_n / J_i \), where \( J_i = J_{pn} + J_{nn} \) is the reverse saturation current of the device. Avalanche response time leads to the avalanche phase delay in IMPATT device. The avalanche phase delay can be determined from the location of negative resistivity profile \( R(x) \) peak from the junction of the device. If the distance of the \( R(x) \)-peak from the junction is \( x_p \) and corresponding optimum frequency is \( f_{\text{opt}} \), then the avalanche phase delay at \( x_p \) can be obtained from the following relation [9],

\[ \varphi_A = \frac{2 \pi v_d f_{\text{opt}}}{v_{so}} \]  
(4)

Where, \( v_{so} \) is the saturated drift velocity of electrons in a \( p^+nn^+ \) SDR IMPATT.

II. DESIGN AND SIMULATION

The frequency of operation of an IMPATT diode essentially depends on the transit time of charge carriers to cross the depletion layer of the diode. IMPATT devices based on GaAs, Si and InP having single drift \( p^+nn^+ \) structure are first designed for operation at different mm-wave and sub-mm-wave frequencies by using computer simulation technique and the transit time formula proposed by Sze and Ryder [10] given by \( x_d = \frac{0.37 v_m}{f_d} \), where \( x_d \), \( v_m \) and \( f_d \) are the total depletion layer width, saturated drift velocity of electrons and design frequency respectively. The doping concentrations of \( n^+ \) & \( p^+ \)-highly doped substrates are taken to be \( N_{\text{sub}} = 10^{26} \, \text{m}^{-3} \). The background doping concentrations of \( n \) and \( p \)-depletion regions are initially chosen according to the design frequency. The electric field profile using the above doping profile is obtained from the computer simulation [11]. The input doping profile is adjusted so that the electric field just punches through the depletion layer \( (x_D) \) for a particular value of \( f_d \) and a particular biasing current density \( J_0 \). A double iterative small-signal computer simulation [12-15] based on Gummel-Blue approach [16] is then carried out to obtain the admittance characteristics of the device. The optimum frequency \( f_{\text{opt}} \) for peak negative conductance is determined from the admittance characteristics. If the magnitude of \( f_{\text{opt}} \) differs very much from \( f_d \), the value of \( J_0 \) is varied and the computer simulation program is run till the value of \( f_{\text{opt}} \) is nearly equal to the value of \( f_d \). The bias current density \( (J_0) \) is thus fixed for the particular design frequency.

The design parameters of IMPATT devices based on GaAs, Si and InP based SDR IMPATTs are listed in Table I. The admittance characteristics of GaAs, Si and InP IMPATTs at different mm-wave and sub-mm-wave frequency bands are shown in Figure 2, 3 and 4 respectively. The recently reported experimental values of material parameters at 500 K temperature are used in our simulation [7].

Figure 2: Small-signal admittance characteristics of GaAs based SDR IMPATTs.

Figure 3: Small-signal admittance characteristics of Si based SDR IMPATTs.

Figure 4: Small-signal admittance characteristics of InP based SDR IMPATTs.
TABLE I. Design Parameters

<table>
<thead>
<tr>
<th>BASE MATERIAL</th>
<th>DESIGN FREQUENCY, $f_d$ (GHz)</th>
<th>n-EPITAXIAL LAYER THICKNESS, $x_0$ (μm)</th>
<th>n-EPITAXIAL LAYER DOPEING, $N_d$ ($\times 10^{23}$ m$^{-3}$)</th>
<th>SUBSTRATE LAYER DOPEING, $N_{Sub}$ ($\times 10^{26}$ m$^{-3}$)</th>
<th>BIAS CURRENT DENSITY, $J_0$ ($\times 10^8$ Amp/m$^2$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>GaAs</td>
<td>58</td>
<td>0.4800</td>
<td>0.600</td>
<td>1.0</td>
<td>1.5</td>
</tr>
<tr>
<td></td>
<td>80</td>
<td>0.4000</td>
<td>1.200</td>
<td>1.0</td>
<td>5.0</td>
</tr>
<tr>
<td></td>
<td>114</td>
<td>0.3000</td>
<td>1.800</td>
<td>1.0</td>
<td>10.0</td>
</tr>
<tr>
<td></td>
<td>136</td>
<td>0.2500</td>
<td>1.950</td>
<td>1.0</td>
<td>12.0</td>
</tr>
<tr>
<td></td>
<td>154</td>
<td>0.2200</td>
<td>2.100</td>
<td>1.0</td>
<td>14.0</td>
</tr>
<tr>
<td>Si</td>
<td>98</td>
<td>0.3200</td>
<td>1.450</td>
<td>1.0</td>
<td>5.0</td>
</tr>
<tr>
<td></td>
<td>139</td>
<td>0.2800</td>
<td>1.800</td>
<td>1.0</td>
<td>6.5</td>
</tr>
<tr>
<td></td>
<td>173</td>
<td>0.2400</td>
<td>2.200</td>
<td>1.0</td>
<td>12.0</td>
</tr>
<tr>
<td></td>
<td>225</td>
<td>0.1750</td>
<td>3.950</td>
<td>1.0</td>
<td>15.0</td>
</tr>
<tr>
<td></td>
<td>300</td>
<td>0.1400</td>
<td>5.200</td>
<td>1.0</td>
<td>18.0</td>
</tr>
<tr>
<td></td>
<td>388</td>
<td>0.1200</td>
<td>6.500</td>
<td>1.0</td>
<td>22.0</td>
</tr>
<tr>
<td></td>
<td>450</td>
<td>0.1100</td>
<td>7.500</td>
<td>1.0</td>
<td>25.0</td>
</tr>
<tr>
<td></td>
<td>502</td>
<td>0.0900</td>
<td>8.500</td>
<td>1.0</td>
<td>30.5</td>
</tr>
<tr>
<td></td>
<td>606</td>
<td>0.0800</td>
<td>9.300</td>
<td>1.0</td>
<td>36.0</td>
</tr>
<tr>
<td>InP</td>
<td>92</td>
<td>0.3500</td>
<td>1.600</td>
<td>1.0</td>
<td>1.4</td>
</tr>
<tr>
<td></td>
<td>146</td>
<td>0.2500</td>
<td>2.200</td>
<td>1.0</td>
<td>4.0</td>
</tr>
<tr>
<td></td>
<td>206</td>
<td>0.1800</td>
<td>3.500</td>
<td>1.0</td>
<td>7.0</td>
</tr>
<tr>
<td></td>
<td>308</td>
<td>0.1200</td>
<td>6.100</td>
<td>1.0</td>
<td>10.0</td>
</tr>
<tr>
<td></td>
<td>528</td>
<td>0.0700</td>
<td>10.50</td>
<td>1.0</td>
<td>18.0</td>
</tr>
<tr>
<td></td>
<td>722</td>
<td>0.0600</td>
<td>11.50</td>
<td>1.0</td>
<td>20.0</td>
</tr>
<tr>
<td></td>
<td>844</td>
<td>0.0500</td>
<td>14.50</td>
<td>1.0</td>
<td>22.0</td>
</tr>
</tbody>
</table>

III. RESULTS AND DISCUSSION

III.1 DC Results

Simulation of the DC properties of designed devices is carried out by using the double iterative field maximum technique to obtain the electric field profiles and current density profiles [11]. DC program also provides breakdown voltage and DC to RF conversion efficiency of the device. Variations of breakdown voltage, peak electric field and efficiency of GaAs, Si and InP SDRs with frequency are shown in Figure 5.

![Figure 5](image-url): Variations of Breakdown Voltage, Peak Electric Field and DC to RF Conversion Efficiency of GaAs, Si and InP based SDR IMPATTs with Frequency.

Figure 5 shows that peak electric field of the devices increase with frequency but the breakdown voltage and DC to RF conversion efficiency of the devices decrease with frequency. It is interesting to observe that the efficiency of GaAs SDR IMPATTs decreases sharply with frequency and reduces to 0.72% at 154 GHz. It is also interesting to note that the efficiencies of InP SDR IMPATTs are sufficiently higher at higher frequencies (13.20% at 844 GHz) as compared to corresponding Si SDR IMPATTs for which the efficiency falls to 2.30% at 606 GHz.

III.2 Avalanche Response Time Calculation

Equations (1) and (3) are incorporated in the DC program to determine the avalanche response time of $p^+n^+$ SDR IMPATTs based on GaAs, Si and InP at different mm-wave and sub-mm-wave frequencies. Variations of avalanche response time and transit time of the devices with frequency are shown in Figure 6.

![Figure 6](image-url): Variations of Avalanche Response Time and Transit Time with frequency.

Figure 6 shows that the avalanche response times of InP SDRs are much smaller than those of GaAs and Si SDRs. It is also noted that the avalanche response time of GaAs and Si devices exceeds the transit time of those devices at 147 GHz and 500 GHz approximately. So
above those frequencies, the IMPATT action will not produce high frequency power in GaAs and Si IMPATTs. The above mentioned frequencies are therefore the upper frequency limits of GaAs and Si IMPATTs. In case of InP IMPATTs, the avalanche response time remains well below the transit time of the device even at 844 GHz. So it can be concluded that InP IMPATTs are more suitable at higher sub-mm-wave (terahertz regime) frequencies as compared to GaAs and Si counterparts.

III.3 Avalanche Phase Delay Calculation

A computer simulation method [12-15] is used to obtain the negative resistivity ($R(x)$) profiles of SDR GaAs, Si and InP IMPATTs at different frequencies. The results are shown in Figure 7.

Using equation (4) the avalanche phase delays of IMPATTs based on different materials at different frequencies are calculated from the $R(x)$-profiles shown in Figure 8. It is observed that the avalanche phase delay of the devices increases with frequency. Terminal current must be $180^\circ$ out of phase with the RF voltage in IMPATT device to obtain the maximum negative resistance. Avalanche phase delay and Transit time delay together constitute the total avalanche transit time (ATT) phase delay of $180^\circ$ between terminal current and RF voltage to get the maximum RF power output. Any phase-difference other than $180^\circ$ but lying in between $90^\circ$ and $270^\circ$ causes lower RF power output. For GaAs and Si IMPATTs avalanche phase delays are higher which leads to total ATT phase difference values higher than $180^\circ$. Thus the efficiency as well as RF power output of the devices decreases rapidly at higher frequencies. But in InP IMPATTs avalanche phase delay is lower than those in GaAs and Si IMPATTs. This explains why DC to RF conversion efficiency and power output is higher for InP IMPATTs at higher sub-mm-frequencies.

IV. CONCLUSIONS

In this paper the high frequency performance limitations of Si, GaAs and InP IMPATT devices based on avalanche response time is studied. Results show that the high frequency limits of GaAs and Si based IMPATT devices are 147 GHz and 500 GHz respectively. Above these frequencies IMPATT operation is not possible for GaAs and Si devices. But InP IMPATTs are highly suitable at higher mm-wave up to terahertz frequency of operation due to their lower value of avalanche response time.

References

of millimeter wave p+n+ InP IMPATT diode for different current densities”, Int. J. Electronics, 76, 589 (1994).


